



*Fig. 1*



*Fig. 2*




Fig. 3




Fig. 4




Fig. 5




Fig. 6

Fig. 7




Fig. 8 shows the logic diagram of the dual memory array in the 400 and 600 series.




Fig. 8